



(Following Paper ID and Roll No. to be filled in your Answer Book)

**PAPER ID : 0306**

Roll No.

--	--	--	--	--	--	--	--	--	--

## B.Tech

(SEM VII) ODD SEMESTER THEORY EXAMINATION 2009-10  
DIGITAL SYSTEM DESIGN USING VHDL

Time : 3 Hours]

[Total Marks : 100

Note : (i) Attempt all questions.

(ii) All questions carry equal marks.

1 Attempt any **two** parts of the following questions :

10×2

- (a) Discuss how VHDL used to describe the behavior and structure of digital system. Explain the following terms (1) VHDL operator, (2) VHDL functions, (3) VHDL procedure.
- (b) Using block diagram explain compilation elaboration and simulation of VHDL code. Write a VHDL description of an SR latch use two logic gates.
- (c) Write a VHDL code for a full subtractor using logic equation.



