



**2** Attempt any **two** parts of the following : **10×2=20**

- (a) Draw the flowchart for the execution of a complete instruction in a basic computer.
- (b) Discuss the design and logic of a microprogram sequencer.
- (c) A computer has **16** registers, an ALU with **32** operations, and a shifter with eight operations, all connected to a common bus system.
  - (i) Formulate a Control Word for a micro-operation.
  - (ii) Specify the number of bits in each field of the control word and give a general encoding scheme.
  - (iii) Show the bits of the control word that specify the micro-operation **R4 ← R5 + R6**.

**3** Attempt any **two** parts of the following : **10×2=20**

- (a) Write the program to evaluate the expression

$$X = \frac{A * [B + C * (D + E)]}{F * (G + H)}$$
 using the Zero-Address

instruction and One-Address instruction.

- (b) Explain various addressing modes with suitable examples.
- (c) What are the basic differences between a branch instruction, a call subroutine instruction, and program interrupt ?

4 Attempt any **two** parts of the following : **10×2=20**

- (a) Information is inserted into a FIFO buffer at a rate of  $m$  bytes per second. The information is deleted at the rate of  $n$  bytes per second. The maximum capacity of the buffer is  $k$  bytes.
  - (i) How long does it take for an empty buffer to fill up when  $m > n$ ?
  - (ii) How long does it take for a full buffer to empty when  $m < n$ ?
  - (iii) Is the FIFO buffer needed if  $m=n$ ?
- (b) A DMA controller transfers **16-bit** words to memory using cycle stealing. The words are assembled from a device that transmits characters at the rate of **2400** characters per second. The CPU is fetching and executing instructions at an average rate of **1** million instructions per second. By how much will the CPU be slowed down because of DMA transfer?
- (c) Draw a flow chart that describes the **CPU-I/O** channel communication in the **IBM 370**.

5 Attempt any **two** parts of the following : **10×2=20**

- (a) Drive the logic of one cell and of an entire word for an associative memory that has an output indicator when the unmasked argument is greater than (but not equal to) the word in the associative memory.
- (b) A two-way set associative cache memory uses blocks of four words. The cache can accommodate a total of **2048** words from the main memory. The main memory size is **128 K\*32**.

- (i) Formulate all pertinent information required to construct the cache memory.
- (ii) What is the size of the cache memory ?
- (c) A virtual memory has page size of **1K** words. There are eight pages and four blocks. The associative memory page table contains the following entries :

<b>Page</b>	<b>Block</b>
<b>0</b>	<b>3</b>
<b>1</b>	<b>1</b>
<b>4</b>	<b>2</b>
<b>6</b>	<b>0</b>

Make a list of all virtual addresses (in decimal) that will cause a page fault if used by the CPU.

---